



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,388	12/10/2003	Ramachandra Divakaruni	FIS920030274	1387

23550 7590 06/30/2006

HOFFMAN WARNICK & D'ALESSANDRO, LLC  
75 STATE STREET  
14TH FLOOR  
ALBANY, NY 12207

EXAMINER

FULK, STEVEN J

ART UNIT	PAPER NUMBER
----------	--------------

2891

DATE MAILED: 06/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/707,388

Applicant(s)

DIVAKARUNI ET AL.

Examiner

Steven J. Fulk

Art Unit

2891

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 08 February 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) 1-11 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 12-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 December 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

### **DETAILED ACTION**

1. In response to applicant's telephone call on June 19, 2006 regarding the last Office action, the following corrective action is taken.

The period for reply of 3 MONTHS set in said Office Action is restarted to begin with the mailing date of this letter.

The reference Shiiki et al. (2002/0020879) was not correctly cited in the last Office action. The correct citation is shown on the attached PTO-892.

### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 12 and 18-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Shiiki et al. '879.

By both the conventional definition in the art and by the Applicant's definition provided in the specification, a back-end-of-line (BEOL) layer can comprise an ILD layer (Applicant's specification, ¶16, "ILD layer may be any BEOL layer...containing a via and/or metal.") or a metal layer (Applicant's specification, ¶18, "conventional BEOL wiring structure could be...a via to underlying wiring layers or a simple wire."), so long as the layer is formed over the front-end-of-line (FEOL) structures found on a silicon substrate. Shiiki et al. discloses a semiconductor device (¶45-51; fig. 1A) comprising a silicide resistor (2) in one of a plurality of BEOL layers (3 & 2).

The reference discloses an interlayer dielectric (ILD, 3) and a silicide resistor layer (2) formed over FEOL structures (13).

The reference further discloses the silicide resistor to include a silicide section including molybdenum silicide or tungsten silicide (¶51); a polysilicon base positioned below the silicide section (¶51; resistor formed of refractory metal in addition to the polysilicon layer); and wherein the silicide section has a silicidation temperature less than a damaging temperature of the plurality of BEOL layers.

The reference discloses a preferable temperature of 450 °C to form the resistor (¶51). This is read as a silicidation temperature less than a damaging temperature of the plurality of BEOL layers in light of the facts that: a) the structure is built at this temperature and operates as intended, thereby meaning the BEOL layer (3) was sufficiently undamaged during the silicide formation process, and b) the Applicant's specification gives illustrative examples (species) of silicidation temperatures less than a damaging temperature of the plurality of BEOL layers (genus) that are of 600 °C or less, therefore the temperature species of 450 °C reads on the broad genus of "silicidation temperatures less than a damaging temperature of the plurality of BEOL layers".

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 13-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shiiki et al. in view of Wolf, Vol. II (NPL Reference "U", previously provided).

Shiiki et al. discloses all of the elements of the claims as discussed above including a resistor comprising a silicide section positioned in one of a plurality of BEOL layers, wherein the silicide section has a silicidation temperature less than a damaging temperature of the plurality of BEOL layers, but the reference does not explicitly teach the use of group VIII metals as the silicide material.

Wolf teaches the use of group VIII silicides, including cobalt, palladium, platinum, and nickel silicide, in BEOL resistors (Wolf defines "multilevel interconnects" to include ILD layers, vias, and metal lines (p. 176), thereby meaning BEOL layers as defined above; and because interconnects inherently have a resistance, they are classified as "resistors"). Wolf also teaches the inherent resistivity associated with each silicide (p. 193, Table 4.3; p. 146): cobalt silicide has a resistivity between 14-20  $\mu$ -ohm/cm (p. 193, Table 4.3); palladium silicide has a resistivity between 25-30  $\mu$ -ohm/cm (p. 146); platinum silicide has a resistivity between 26-35  $\mu$ -ohm/cm (p. 193, Table 4.3); and nickel silicide has a resistivity of 50 ohm/cm (p. 146). Wolf teaches the silicidation temperature of the group VIII metals as 600 °C or less (p. 146), which reads on a silicidation temperature less than a damaging temperature of the plurality of BEOL layers as defined above.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the group VIII silicide material of Wolf in the resistor of Shiiki et al. One would have been motivated to do this because the group VIII

silicide formation temperatures of 600 °C or less would have allowed a simple self-aligned silicide (salicide) process to be performed. In a salicide process at 600 °C or less, the metal atoms covering the polysilicon base to diffuse into the base and react with it to form a silicide, while the metal that is present on the ILD outside the polysilicon region does not react with the ILD at that temperature (Wolf, p. 146). Thus, the process of making the resistor becomes less complex and more cost effective by performing a simple selective-etch removal of the unreacted metal, leaving only the reacted metal (silicide resistor) behind.

### ***Response to Arguments***

6. Applicant's arguments with respect to claims 12-20 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a. Wolf, Vol. I (NPL Reference "V", previously provided) teaches the use of silicide materials as resistors in BEOL layers (p. 400, planarized low resistance vias; wherein vias in an ILD were defined as a BEOL layer above, and a via is classified as a resistor due to its inherent resistance). Wolf further defines the inherent resistivity of the silicides (p. 386, Table 2; p. 399, Table 5), and lists the properties of silicides (p. 386, Table 1), such as ease of formation, excellent adhesion, good electromigration resistance, etc., as motivation for the use of silicides in VLSI interconnects (inherent BEOL resistors, as defined above).

b. Coolbaugh et al. '185 discloses a semiconductor device (fig. 2; col. 4, lines 7-52) comprising a silicide resistor (16) in one of a plurality of BEOL layers (resistor 16 formed above ILD layer 12 and FEOL active devices in substrate 10); the silicide resistor to include a tungsten or cobalt silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers (the device functions as intended, thereby the ILD layer must not be damaged); and a polysilicon base positioned below the silicide section (14).

c. Takagi '491 discloses a semiconductor device (figs. 3A-3D; col. 3, lines 15-52) comprising a silicide resistor (7) in one of a plurality of BEOL layers (resistor 7 formed above ILD layer 2 and FEOL devices in substrate 1); the silicide resistor to include a molybdenum or tungsten silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers (the device functions as intended, thereby the ILD layer must not be damaged); and a polysilicon base positioned below the silicide section (3).

d. Kadosh et al. '398 discloses a semiconductor device (figs. 1A-1C; col. 3, line 21 – col. 4, line 26) comprising a silicide resistor (30) in one of a plurality of BEOL layers (resistor 30 formed above ILD layer 26 and FEOL active devices 10 on substrate 12); and the silicide resistor to include silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers (the device functions as intended, thereby the ILD layer must not be damaged).

- e. Lee et al. '731 discloses a semiconductor device (figs. 5-6; col. 2, line 59 – col. 3, line 9) comprising a silicide resistor (22A) in one of a plurality of BEOL layers (resistor 22A formed above ILD layer 12 and FEOL active devices in substrate 10); and the silicide resistor to include silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers (the device functions as intended, thereby the ILD layer must not be damaged).
- f. Chin et al. '436 discloses a semiconductor device (fig. 4; col. 2, line 45 – col. 3, line 23) comprising a silicide resistor (40b) in one of a plurality of BEOL layers (resistor 40b formed above ILD layer 43 and IC layer 1); and the silicide resistor to include silicide section having a silicidation temperature less than a damaging temperature of the plurality of BEOL layers (the device functions as intended, thereby the ILD layer must not be damaged).
- g. Liou '030 discloses a semiconductor device (figs. 1A-1C; col. 3, lines 25-67) comprising a refractory metal resistor (101a) in one of a plurality of BEOL layers (resistor 101a formed above FEOL active devices in substrate 100).
- h. Cotte et al. '186 discloses a semiconductor device (figs. 1A-1D; col. 3, line 23 – col. 6, line 24) comprising a thin film metal resistor (18) in one of a plurality of BEOL layers (12, 26; col. 1, lines 19-27).
- i. Dubois '328, Kim '333, Liu et al. '833, Adkisson et al. '291, Goto et al. '880, Gregor et al. '339 and Ballantine et al. '214 disclose a resistor for a semiconductor device comprising a silicide section.



8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven J. Fulk whose telephone number is (571) 272-8323. The examiner can normally be reached on Monday through Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bill Baumeister can be reached on (571) 272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

9. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Steven J. Fulk  
Patent Examiner  
Art Unit 2891



**BRADLEY K. SMITH**  
**PRIMARY EXAMINER**

June 19, 2006